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Abstract 
In this work we investigate the potential of inline single side wet-etch processing for rear side emitter removal and 
edge isolation for large area p-type Passivated Emitter and Rear (PERC) silicon solar cells. We focus on the 
integration of this process in flows leading to shallow emitters and screen printed front contacts and to deep, highly 
ohmic emitters in association with Cu contacts. The inherent advantage of this process, beside high throughput, is the 
external gettering performed by full emitter etch at the rear side. This is particularly relevant in the case of two-step 
emitter formation process, where removal of phosphorus diffused layers is most effective when performed prior to the 
high temperature drive-in step. Another effect that we make use of is the front-side emitter etch back performed by 
the etch bath vapors, which can be used to tune the phosphorus surface concentration and thus the emitter sheet 
resistance. Using this process, we report efficiency up to 19.9% for CZ large-area, homogeneous-emitter, screen 
printed cells, and 20.4% for CZ, large-area Cu plated cells. 
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Introduction 
Inline wet-benches capable of single-side processing are of great interest for the industrial 
manufacturing of PERC solar cells due to their high throughput and low breakage rates when processing 
thin wafers. Moreover, these tools allow for the decoupling of the rear and front processing, an essential 
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pre-requisite for the manufacturing of this type of devices. They can be used for the single side front 
texturing and rear polishing process but also for removing doped layers selectively from one side of the 
device only. In the PERC process, an important step is the removal of the n+ emitter from the rear side of 
the wafer, since this is not overcompensated by a full rear Back-Surface-Field (as in standard industrial 
cells), and can lead to floating junction induced shunts (1) (2). In this paper we will describe the 
integration of emitter removal (ER) in the manufacturing 
of PERC cells with front Ag screen printed contacts and 
Cu plated contacts. 
Description of the process 
In a single side wet etch tool, wafers move across an 
overflow etch bath by means of closely spaced rollers that 
keep the wafers at the same height of the bath/air interface 
(Figure 1) In this way, the top side of the wafers remains 
dry and is not subjected to the wet etching. The etching 
time is determined by the speed of rotation of the rollers 
that normally results in a wafer speed between 0.5 m/min 
and 2 m/min (length of the bath ~ 1.5 m, which results in 
etching time between 45 s and 180 s).  
 
Fig. 1. (left): Schematic of an inline wet-bench for single side etching of wafers. It is evidenced the formation of bath vapours that 
needs to be effectively removed by the exhaust system. The following rinsing step, consisting of a KOH bath for the removal of 
porous silicon, and a HF/HCL bath for neutralization are not visualized in the schematic 
 
The etch bath is based on HF/HNO3 solutions, a well known etchant for Si (3). The chemical vapors 
emanated from the etch bath need to be efficiently removed by the exhaust system which is placed 
directly on top of the etching bath. The exhaust is therefore not only a requirement for safety purposes, 
but it also has a fundamental impact on the process, since an excess of vapors can attack the front side of 
wafers. It is also important to prevent the overspill of the etching solution on the front side of the wafers. 
For this reason, hydrophobic surfaces are preferably used and the viscosity of the HF/HNO3 solution is 
increased by the addition of H2SO4. An increased viscosity tends to slow down the flux of liquid driven 
by capillarity effects (viscous drag). Nevertheless, a certain amount of liquid overspill can be accepted, 
provided that the over spilled solution is quickly rinsed away from the front surface and a protective layer 
(e.g. PSG) is used. 
 
1.1. Chemistry of the solution 
HF/HNO3 solutions are widely used for etching of Si. The well known reaction taking place is formed 
by two steps. First, the oxidation of Si by means of HNO3, followed by the etching of the silicon oxide by 
HF, which leads to the overall reaction: 
 
3Si+4HNO3+18HFo3H2SiF6+4NO+8H2O   (1) 
 
The theoretical maximum etch rate is found for a concentration of HF/HNO3 60:40 (%(v/v)). The etch 
rate in this case would be around 2 μm/s, a value unnecessarily high for emitter removal process. A 
volume ratio of approximately 15:85 HF/HNO3 is therefore used, and H2O is added for dilution (beside 
H2SO4). The amount of H2O that is added is defined by the balance between the desired etch depth (it is 
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not desirable to over-etch the wafer more than it is necessary, since this leads to an earlier ageing of the 
solution and instability of the process) and the available set of roller speeds.  
As mentioned before, an important aspect to prevent the liquid overspill is to increase the viscosity of 
the solution. A more viscous liquid will oppose higher resistance (viscous drag) to the flow induced by 
capillarity forces.  For this reason, H2SO4 (viscosity of 6 mPa•s at 20 ºC, against 1 mPa•s of H2O and 2.5 
mPa•s of HNO3) is added to solution. Note that H2SO4 does not add dramatically to the total surface 
tension of the solution (which is also an important parameter in preventing overspill), as its value is 
comparable to the one of water (0.0728 N/m). Nevertheless, since it is important to ensure proper etch 
along the edge of the wafer, but prevent the ascension of liquid on the front surface, a combination of 
high viscosity (made even higher by low temperature of the bath, 5-8 ºC) and moderate surface tension is 
the best tradeoff. For this reason as well, the use of a wetting agent with low surface tension, such as 
acetic acid, is not always desired. This would increase the etch rate at the backside of the wafers but 
would increase the risk of front over spilling of the solution. 
 
Influence of the exhausts flows 
The temperature range of the etch solution is kept to the low value of 5-8 ºC for two fundamental 
reasons (beside the augmented viscosity of the fluid). The first is to reduce the etching rate and increase 
the age of the solution since no more than 1-2 μm etch is normally required in the emitter removal 
process. The second reason is related to the vapor pressure of the solution which increases with 
temperature and therefore will cause increased concentration of vapors above the etch solution. Moreover, 
HF/HNO3 mixtures are known to have a vapor pressure higher than the concentration of the two chemical 
species taken alone, exacerbating this problem. 
(a)  (b) 
Fig. 2. (a) Sheet resistance increase ∆R  due to etch-bath vapours from a 60 :/sq. emitter depending on the time spent by the wafers 
in the etch bath. Data for different bath temperatures, different exhaust flow settings and effect of the cleaning KOH and HF/HCl 
bath alone. (b) High depth resolution SIMS data (1 keV) for samples exposed to emitter removal for different times (data referring 
to 520 m3/h exhaust and 8 ºC). In the inset it is shown from the 30Si signal reduction that the steep increase in P concentration 
towards the first 2-3 nm from surface is a measurement artefact probably due to contamination (250 eV SIMS). The shift between 
the reference sample with no emitter removal and the emitter removal at 0.6 m/min (150 s) is about 8 nm 
As mentioned before, chemical vapors etch some silicon at the front side and this, depending on the 
front emitter profile, will lead to an increase in sheet resistance. The influence of the exhaust flow is 
therefore tremendously important. In Figure 2a, the front sheet resistance increase (starting from a 60 
:/sq. shallow emitter) is plotted for different etching time, two different exhaust flows (290 m3/h and 520 
m3/h) and two different solution temperatures (5 ºC and 8 ºC). It can be noticed how a non sufficient 
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exhaust will cause a dramatic increase in sheet resistance (up to 40 : for the lowest roller speed – 0.5 
m/min - 180 s). In Figure 2b, the etch-back can be visualized by means of very high depth resolution 
Secondary Ion Mass Spectroscopy (SIMS). The SIMS profiles of samples with identical phosphorous 
diffusion and different vapor etch back times are plotted. While the samples that were not subjected to 
emitter removal or that were covered by the protecting Phospho-Silicate Glass (PSG) deposited during 
phosphorous diffusion have the deepest profile, samples subjected for longer time to vapor showed the 
shallowest profile. Note that Spreading Resistance Profiling (SRP), showing the active phosphorous 
concentration of the reference sample (with no ER) is also plotted. Although SRP has a high error margin 
in the first 15 nm, it can be inferred that samples with longer etch time would profit from a reduction of 
the front dead layer, all other conditions being equal. 
Shallow emitters for Ag screen printed contacts 
We have learned how the front side R can be tuned by varying the etching time (roller speed) and by 
using or not a protective layer such as PSG. Note that a PSG layer is a hydrophilic surface that will tend 
to wet especially in regions close to the edge of the wafer. Nevertheless, if the roller speed is high 
enough, the over-spilled solution will not be able to completely etch the PSG and attack the front emitter, 
due to the absence of agitation (4) of the solution relatively to the Si surface.  
Comparison to a SiO2 mask based process 
In order to obtain wafers with a single-sided n diffusion an alternative solution is the use of a process 
flow with SiO2 masking prior to phosphorous diffusion (Figure 3a) instead of the process which includes 
the emitter removal (Figure 3b).  
(a) (b)  (c) 
Fig. 3. (a) PERC process flow with the use of a SiO2 mask to prevent rear side diffusion. (b) PERC flow with double-side diffusion 
and rear side emitter removal. (c) Exemplary IQE of cells fabricated with the two flows. The reduced dead layer for the emitter 
removal process with etch-back to 67 :/sq. is translated into an improved blue response 
Table I. Voc and Jsc for process with SiO2 mask (a) or emitter removal (b) with etch back to 67 :/sq.. Comparison to emitter removal 
with no front etch back (c). 148.57 cm2, 0.5-2 :cm, p-type CZ-Si. Cells not subjected to light stabilization. Imec internal 
measurement. 
  R. after emitter removal (:/sq.) Voc (mV) Jsc (mA/cm2) 
SiO2 mask (a) Average (7 cells) 60 636.8 ± 2 37.3 ± 0.8 
Emitter removal (b) Average (14 cells) 67 641.0 ± 0.8 37.5 ± 0.1 
Emitter removal - no front etch back (c) Average (11 cells) 60 640.0 r 1.4 37.3 r 0.1 
Internal Quantum Efficiency (IQE) data (Figure 3c) shows that blue response is improved when ER is 
performed and a moderate vapor etch-back is applied. This is reflected in a consistent gain in both Voc and 
Jsc (Table I - (a) vs. (b)). On the other hand, cells without front etch back (same R  thanks to the use of 
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PSG) but rear emitter removal, also result in an improvement in Voc (Table I – (a) vs. (c)). We can 
therefore conclude that ER is advantageous with respect to the external gettering occurring thanks to the 
diffusion and removal of the rear emitter. In addition, vapor etch back improves further the emitter 
performance due to the reduction of both the dead layer and the emitter depth. 
Further improvement of the flow and cell results.  
In the process flows described in paragraph 3.1 the emitter profile is not changing anymore after the 
first phosphorous diffusion. In an improved version of the PERC process, a low temperature oxidation 
step (800 ºC) is added after the emitter removal in order to improve the front and rear surface passivation 
(Figure 4a). The phosphorous profile is therefore still altered, due to the re-organization of dopants during 
the oxidation step. The integration of the oxidation step is described elsewhere (5). Starting from a 60 
:/sq. homogeneous emitter, a best cell efficiency of 19.9% was manufactured with a 180 sec (0.5 m/min) 
emitter removal leading to 70-72 :/sq emitter (72-74 :/sq. after oxidation).  
To visualize the importance of the emitter removal step, a sister wafer was not subjected to emitter 
removal and resulted in a cell with very low shunt resistance (Figure 4b, red dashed line). After dicing of 
the cell, which removed the edge shunts, the cell could recover a FF above 75% (blue dotted line) but 
showed reduced Voc and Jsc. This reduction of performance with respect to the reference cell can therefore 
be entirely ascribed to the non-infinite parasitic shunt resistance between the n layer at the rear and the 
local contacts.  
Finally, an important consideration must be made on the influence of the vapors etch in the proximity 
of the wafer edge (within 1 mm from the edge on the front side). Since evaluation within 1 mm from 
wafer edge is not possible with 4-pp due to the probe spacing, Photo-Luminescence (PL) series resistance 
mapping was used. These measurements have not evidenced any appreciable increase of series resistance 
extending beyond the 1 mm limit.  
             (a)                  (b) 
Fig. 4. State of the art screen printing process starting with 60 :/sq. homogeneous emitter (a) and best cell results for 148.57 cm2, 
1.5 Ohm•cm CZ-Si cell (b). The plot shows the effect of not removing the rear emitter, discriminating between the effect due to the 
edge shunt and to the rear floating junction. Cells not subjected to light stabilization. Imec internal measurement 
Highly ohmic deep emitters for Cu plated metallization 
Deep, highly ohmic emitters are a pre-requisite to take full advantage of advanced front-side 
metallization schemes such as copper plating. A deep emitter with low surface phosphorous concentration 
can result in very low saturation current (Joe) and would not suffer from series resistance losses, given the 
possibility, provided by the plating process, to increase the number of fingers by keeping shadowing to a 
minimum. For the formation of such an emitter, different approaches can be used. Similarly to the process 
flow for Ag contacts, a rear SiO2 mask can be applied before a first shallow (~140-150 ohm/sq.) 
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phosphorous diffusion and then removed before the oxidation/drive-in step. Alternatively, emitter 
removal can be performed after two-sided phosphorous diffusion but before oxidation/drive-in. Another 
possibility involves the use of ER only after the drive-in, and a short oxidation performed again 
afterwards. All the three cases lead to a final sheet resistance of ~120 :/sq and emitter depth approaching 
1 μm, which is important to avoid emitter damage during Ni silicidation. The two different approaches 
involving ER are illustrated in Figure 5. Performing the emitter removal immediately after the shallow 
diffusion (before deep emitter is formed) simplifies the process and reduces the amount of silicon that 
needs to be etched at the rear side. Nevertheless, in this case, special care needs to be taken not to let the 
vapors etch the very shallow emitter either by carefully tuning the exhaust system or by making use of the 
protective PSG layer. 
(a)        (b)             (c) 
 
Fig. 5. Different possible process flows for emitter formation in PERC cell with Cu contacts at the front. These include ER after 
shallow phosphorus diffusion (a) or ER after drive in (b). The emitter removal after first phosphorous diffusion minimizes the 
number of process steps and delivers effective external gettering before high temperature drive-in step as testified by PL calibrated 
lifetime measurement ((c), two cells per process flow shown) 
Results and discussion 
A clear degradation of bulk lifetime (Wb) is noticed on most of CZ wafers in the case of emitter removal 
performed after drive-in as seen from the photo-luminescence (PL) count in Table II and in figure 5c. 
This is clearly reported in much lower open-circuit-voltage values. We attribute the improvement to the 
effective removal of impurities by means of external gettering at the rear side. This is particularly 
important before a high temperature oxidation step, as metallic impurities, if not properly removed, can 
interact with oxygen precipitates reducing the bulk lifetime and forming the typical circular Wbulk 
striations. As a matter of fact, FZ wafer show only marginal Wbulk differences when comparing the two 
approaches. FZ-Si cells processed with emitter removal after diffusion showed top efficiency of 20.7%. 
Table II. I/V results. 138 cm2, 2 Ohmcm, p-type CZ-Si. Cells not subjected to light stabilization. Imec internal measurement. 
Calibrated measurements carried out on sister cells at ISE Cal-Lab has suggested that for Cu-plated cells with deep emitter the FF is 
impacted by the direction of the sweep (Jsc to Voc or vice versa). Being this direction different between imec and Cal-Lab 
measurement, the efficiency below reported are, with high probability, overestimated up to 0.3% abs.  Joe value measured on FZ 
samples. PL count is proportional to Wb 
  JOE (fA/cm2) PL count Voc (mV) Jsc (mA/cm2) FF (%) K(%) 
Emitter Removal after 
drive-in/oxidation 
Average (7 cells) 63 5634 632.0±20 37.7±1 76.9±2.4 18.3±1.4 
Best 12465 655 38.8 77.7 19.8 
Emitter Removal after 
P diffusion 
Average (8 cells) 23 15965 661±3 38.9±0.1 78.7±0.3 20.2±0.2 
Best 18606 662 39.0 79.2 20.4 
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Conclusions 
We have shown the beneficial effect of integrating inline wet emitter etch into a PERC cell process 
flow, showing that this process can conjugate high efficiency processing with industrial-level throughput.  
The advantage of single-side processing and external gettering coupled to emitter etch-back offers a wide 
range of processing possibilities. This process contributed to the raise the top efficiency of  large area Ag 
screen printed and Cu plated CZ-Si solar cells to the value of 19.9% and 20.4% respectively. 
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